Based on the technology developed IDEC Library, a formal environment was developed for over 400 cells on 0.25um CMOS technology.
It generates Synopsys Synthesis Library and Verilog Simulation Library from a common functional description and automatically characterize the timing information by generating HSPICE routines.

I designed two test vehicle for evaluation. One of them was fabricated for function test and the other for timing characteristics test.